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Abstract --- Particle swarm optimization (F‘SO) motivated by the
social behavior of organisms is proposed for evolution of
combinational logic circuits. Results are presented to show that
PSO based evolution of digital circuits are equivalent to or even
with better solutions (with minimum number of logic gates) than
that of a human designer and other genetic algorithm (GA) based
techniques. This PSO based approach converges faster than
other approaches reported in literature using genetic algorithms
and as a result the computational intensity involved in hardware
evolution is reduced. Examples taken from the literature are used
to evaluate the performance of the proposed PSO approach.

I. INTRODUCTION
There are many methods to design combinational circuits.
Generally used methods are Kamaugh maps [I], QuineMcCluskey method [2]-[3] and Sasao method [4]. The
problem with the human designs is that they become
cumbersome and ,problematic when the number of inputs,
number of outputs, and complexity of the function increase.
The intricacy of the combinational circuit depends on the
number of gates in the circuit, and that of the gate depends on
the number of inputs to the gate. For real world applications,
Combinational circuits with a minimum number of gates are
preferred for simpler hardware realization.
In recent decades, algorithms that employ the principles
of Darwinian evolution have been applied to the design of
electronic systems [ 5 ] . Such work has become known as
Evolvable Hardware (EHW), and this field has matured
considerably in the last 3-6 years [6]. One of the goals of
EHW has been to evolve complex designs, not achievable
with the traditional design methods. This goal is still beyond
our reach. EHW is built on software-reconfigurable logic
devices, such as the programmable logic device (PLD) and the
field programmable gate array (FPGA), whose architecture
can be re-configured using an evolutionary tecbnique(s). This
reconfiguration can continue on-line to improve performance
adaptively [7]. To design conventional hardware, it is
necessary to know all the specifications of the hardware
functions in advance. In contrast to this, EHW can configure
itself without such specifications known in advance.
To date, hardware evolution has been reported using
genetic algorithms (GAS) [7] and recently, many papers have
proposed designing combinational circuits using genetic
algorithms [8-141. Genetic algorithms involve a population of
chromosomes that are mutated and the chromosomes with
greatest fitness survive over a number of generations. The
convergence of a genetic algorithm can take a large number of
generations and real-time implementation capability is still a
gray area.
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A new technique called the particle swarm optimization
(PSO) that emerges and allies itself to evolutionary
ofthe behavior o f a flock of
based on
birds or school offish, has proven to have great potential for
multi-objective optimization
algorithms differ
importantly in both
from evolutionary
and how they
What is new
with the Swarm algorithm is that the individuals @articles)
persist over time, influencing one another’s search of the
problem space, unlike in the genetic algorithms where the
weakest chromosomes are immediately discarded. The
particles in PSO (similar to chromosomes in GA) are known
to have fast convergence to local/global optimum position(s)
over a small number of iterations [16].
The design of combinational digital circuits using
particle swarm is presented and preliminary investigations
show that PSO can evolve equally well as genetic
algorithms and their variants [IO]. The paper is organized as
follows: Section 11, a brief overview of the particle swarm
optimization is given. Section Ill, evolving combinational
circuits with PSO is described. Section IV, examples of
swarm evolved combinational circuits are presented and
compared against other techniques.
11. PARTICLE SWARM OPTIMIZATION

Particle swarm optimization is an evolutionary
computation technique (a search method based on a natural
system) developed by Kennedy and Eberhart [I71 - [22].
PSO, like a generic algorithm (GA), is a population based
optimization tool. However, unlike GA, PSO has no
evolution operators such as crossover and mutation, and
moreover, PSO has less parameters. PSO is an evolutionary
algorithm that does not implement suryival of the fittest, and
unlike other evolutionary algorithms where an evolutionary
operator is manipulated, the velocity is dynamically
adjusted.
The system initially bas a population of random solutions.
Each potential solution, called aparticle, is given a random
velocity and is flown through the problem space. .The
particles have memory and each particle keeps track of its
previous best position (called the pbest) and its
corresponding fitness. There exist a number ofpbest for the
respective particles in the swarm and the particle with
greatest fitness is called the global best (gbest) of the
swarm. The basic concept of the PSO technique lies in
accelerating each particle towards its pbest and gbest
locations, with a random weighted acceleration at each time
step and this is illustrated in Fig. I , where 9 is the current

468

position of a particle, P'" is its modified position, V,i is its
initial velocity, Vmod is its modified velocity, Vphesris the
is the velocity
velocity considering itspbest location and V,
considering its gbest location.
Y
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asynchronous updates. Vmar is the maximum allowable
velocity for the particles (i.e. in the case where the velocity
of the particle exceeds Vmm, then it is limited to Vmm).
Thus, resolution and fitness of search depends on Vmar. If
Vmar is too high, then particles will move beyond a good
solution, and if Vmm is too low, particles will be trapped in
local minima. The constants e l and c2 in (1) and (2),
termed as cognition and social components, respectively, are
the acceleration constants which changes the velocity of a
particle towards pbesi and gbest (generally, somewhere
between p b m and gbesr). The velocities of the particles
determine the tension in the swarm. A swarm of particles
can be used locally or globally in a search space. In the local
version of the PSO, ghesr is replaced with [best and the entire
process is the same.
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111. EVOLVING COMBINATIONAL CIRCUITS

Particle swarm theory described above is used to evolve
combinational logic circuits. The basic process of hardware
evolution is illustrated in Fig. 2. The "desired" circuit refers
The main steps in the particle swarm optimization process
to the circuit required to map 100 % exactly the outputs for
are described as follows:
corresponding inputs typically given by a truth table for
digital circuits. The hardware evolution~iscarried out until
Initialize a population of particles with random
the "desired" circuit is evolved and then downloaded to a
positions and velocities in d dimensions of the problem
reconfigurable hardware platform.
space and fly them.
Evaluate thd'fitness ofeach particle in the swarm.
For every iteration compare each particle's fitness with
its previous best fitness (pbesf)obtained. If the current
value is better than pbest, then set pbest equal to the
current value and the pbesi location equal to the current
location in the d-dimensional space.
Compare pbesf of particles with each other and update
the swarm global hest location with the greatest fitness
RBgD"W#l
arm>*
(gbest).
uimg PSO
Change the velocity and position of the particle
according to equations (1) and (2) respectively. V;d and
Fig. 2 "Deskcc circuit hardwarc evolution.
&represent the velocity and position of the j h particle
with d dimensions, respectively, rundl and rand2 are
The matrix shown in Fig. 3 is used to represent a circuit
two uniform random functions, and W is the inertia
with m rows and n columns. The elements of the circuit are
weight, which is chosen beforehand [22].
the logic gates which are selected from a predefined library
=w*v,+cl*rand,
-X,)+cZ*rand2 *(P&-xjd)(1) of 2-input l-output gates. The inputs to the first column of
the matrix come from the truth table of the function to be
= x, +
(2)
implemented. For all other columns, the inputs may come
from any of the previous column outputs.
Repeat steps (ii) to (v) until convergence is reached
based on some desired single or multiple criteria.
Fig. 1 Concept of a warm particle's position.
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PSO has many parameters and these are described as
follows: W called the inertia weight controls the exploration
and exploitation of the search space because it dynamically
adjusts velocity. Local minima are avoided by small local
neighborhoods, but faster convergence is obtained by a larger
global neighborhood, and in general a global neighborhood is
preferred. Synchronous updates are more costly than the
469
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input matrices is given in Fig. 4. The results obtained by a
human designer (HDI) and by the PSO are shown in Table
2. Here, the PSO does only as good as the human designer.

;1-1

TABLE I :
TRUTH TABLE FOR EXAMPLE I

1 0 0

0

1 0 1
1 1 0
1 1 1

0

Fig. 3 Structure ofthc random circuit matrix (inputs to each gate are abtainca

from gatcs in thc previous columns).

For circuit evolution with PSO two matrices are used, one
to represent the gate types, called the gate motrix, and the
other to represent the interconnectivity between the gates,
called the input matrix. The size of the input matrix is 2n by
m. There are 2n rows because two elements of the input matrix
correspond to one gate. The order of traversing the elements in
the matrix is column wise, starting from the first column,
going down through all the rows and then to the next column.
For example, if there are 3 rows and 5 columns, then the input
matrix is of size 6 by 5. The first two elements in the first
column are inputs to the first gate, the next 2 to the second
gate, and the last 2 to the third gate, in the first column of the
gate matrix.
The initialization of the p (number of swarm particles)
random circuits’ gate and input matrices are carried out first.
Then their fitness is evaluated against the desired function to
be implemented, given by a truth table. If the output of the
circuit is equal to the output of the truth table for the
corresponding inputs, then the fitness is increased by one. This
i s carried out for all inputs listed in the truth table. For each
particle, thepbest gate matrix is determined and then the gbest
matrix for the swarm is updated. The PSO algorithm is then
applied to modify the gate matrix and the corresponding input
matrix of each particle. This process i s repeated until the
fitness value of the gbest particle is equal to the number of the
truth table outputs.

IV. EXAMPLES OF EVOLVED CIRCUITS

TABLE 2:
COMPARISON OF THE BEST SOLUTIONS BY
THE HUMAN DESIGNER AND THE PSO.

Fig. 4 Circuit cvolved by the PSO for the first cxample.

Circuits used by Coello [IO] using genetic algorithms
and its variants, are studied with the PSO technique for
comparison purposes. The second example is taken from
[IO]. This is a 3-even parity problem and its truth table is
shown in Table 3. Again, this example has three inputs and
one output. The evolved. circuit satisfying the “desired
circuit” is expected to have a fitness of eight in this case. A
gate matrix size of 3 by 3 was chosen for the evolution with
five swarm particles. The gbest evolved circuit over 227
generations contained one XOR gate, two AND gates, and
one OR gate.

Two examples are presented to describe the capability of
particle swarm for hardware evolution. The library of gates
used in this study is comurised of AND. OR. NOT. XOR. and
a wire. The wird means ho gate. The first example has three
inputs and one output, as shown in Table 1. The evolved
circuit satisfying the “desired” circuit is expected to have a
fitness of eight in this case. A gate matrix size of 3 by 3 was
chosen for the evolution with five swarm particles. The gbest
evolved circuit over 300 generations contained two XOR gates
and a NOT gate. The evolved circuit based on its gate and
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TABLE 3:
TRUTH TABLE FOR THE SECOND EXAMPLE

0 0 1
0

1

0

0 1 1
1 0 0
1 0 1
1 1 0
~~

I o 1

Ii I

F

Y

evolution. Future work consists of concentrating on
minimizing the active gates with multi-objective criteria,
like considering a two level fitness function, where the first
level obtains 100 % functional circuits, while the second
level minimizes the number of active gates and increases the
number of wires used in the circuit evolution.

=xzIY(Xt2)
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